Advanced Search

Journal Navigation

Journal Home

Subscriptions

Archive

Contact Us

Table of Contents

Click here to sign up for SAGE Journal Email Alerts today!

Sign In to gain access to subscriptions and/or personal tools.
SIMULATION
This Article
Right arrow Full Text (PDF)
Right arrow References
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Alert me to new issues of the journal
Right arrow Add to Saved Citations
Right arrow Download to citation manager
Right arrowRequest Permissions
Right arrow Request Reprints
Right arrow Add to My Marked Citations
Citing Articles
Right arrow Citing Articles via HighWire
Right arrow Citing Articles via Google Scholar
Right arrow Citing Articles via Scopus
Google Scholar
Right arrow Articles by Karplus, W. J.
Right arrow Search for Related Content
Social Bookmarking
 Add to CiteULike   Add to Complore   Add to Connotea   Add to Del.icio.us   Add to Digg   Add to Reddit   Add to Technorati   Add to Twitter  
What's this?

Selection criteria and performance evaluation methods for peripheral array processors

Walter J. Karplus

Computer Science Department University of California, Los Angeles Los Angeles, California 90024

Peripheral array processors are a class of digital computing devices designed to serve as peripherals for large mainframe, minicom puters, and microcomputers. Through extensive parallelism and pipelining, peripheral array processors greatly enhance the capabilities of the host computer to process numerical data at a very high speed, particularly in simulation and signal proces sing applications. An overview of the peripheral array proces sing field is presented in this paper followed by a discussion of five different approaches to the performance specification and evaluation of these devices.

Key Words: array processors • high-speed simulation • performance evaluation • peripheral array processors • selection criteria • signal processing

SIMULATION, Vol. 43, No. 3, 125-131 (1984)
DOI: 10.1177/003754978404300302


Add to CiteULike CiteULike   Add to Complore Complore   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us   Add to Digg Digg   Add to Reddit Reddit   Add to Technorati Technorati   Add to Twitter Twitter    What's this?


This article has been cited by other articles:


Home page
SIMULATIONHome page
W. J. Karplus and Y. Shibata
The application of small peripheral array processors to the modeling of distributed parameter systems
SIMULATION, June 1, 1986; 46(6): 231 - 237.
[Abstract] [PDF]